


Riga L System Function Block Diagram




I2C	AP, SCP, SSPM	Function	I2C Spec.	Budget Timing	I2C Address
I2C-0	AP	CTP	400 Kbps	Yes.	1L19881H I2C address: Write:0xAA, Read:0xAB
I2C-1(I3C)	AP ,SCP	ALS and P Sensor	400 Kbps	Yes.	TMD27504 I2C Address : Write: 0x92, Read: 0x93 MNS0406DKDN I2C Address : Write: 0x82, Read: 0x83
		Ambient Light Sensor	400 Kbps	Yes.	TSL2560 I2C address: (Write:0x72, Read:0x73 MN26005UKDN I2C address: Write:0x92, Read:0x93
I2C-2 (I3C)	AP	Front Camera - 8M	400 Kbps	Yes.	S5K4H7YX03-F6X9 I2C address: Write:0x20, Read:0x21
		Main Camera - 13M	400 Kbps	Yes.	S5K3L6XX03-F6X9 I2C address: Write:0x5A, Read:0x5B
I2C-3	AP	HAPTIC DRIVER	400K bps	Yes.	DRV2624 I2C address: Write:0xB4, Read:0xB5 AW8624 I2C address: Write:0xB4, Read:0xB5
		Sar Sensor	400K bps	Yes.	A96T346DFP I2C address: Write:0x40, Read:0x41
		Smart PA1	400K bps	Yes.	TAS2563 I2C address: Write:0x9A, Read:0x9B
		Smart PA2	400K bps	Yes.	TAS2563 I2C address: Write:0x9C, Read:0x9D
I2C-4 (I3C)	AP	Wide Camera - 8M	400 Kbps	Yes.	S5K4H7YX03-F6X9 I2C address: Write:0x20, Read:0x21
		Depth Camera - 2M	400 Kbps	Yes.	OV02A10-GA4A I2C address: Write:0x7A, Read:0x7B
I2C-5	SSPM	Charger	400 Kbps	Yes.	RT9471D I2C address: Write:0xA6, Read:0xA7
		CC Logic	400 Kbps	Yes.	TUSB320 I2C address: Write:0x8E, Read:0x8F RT1711 address: Write:0x9C, Read:0x9D
		LCD Bias	400 Kbps	Yes.	SH5109 I2C address: Write:0x7C, Read:0x7D OCP2131 I2C address: Write:0x7C, Read:0x7D

Note : I2C Spec. : Standard mode (100 kbps) and Fast mode (400 kbps), Fast mode Plus (1 Mbps) and High-speed mode (3.4 Mbps)

SPI

SPI List


	GPIO	Device	Device IC	IC供应商
SPI0	GPIO[85;86;87;88]	Fingerprint	FPC1510A	
			/	/
SPI1	GPIO[161;162;163;164]	A+G	ICM-40607	INVENSENSE
			BMI160	BOSCH
SPI2	GPIO[0;1;2;94]	LCM	ILI9881H	ILITEC
SPI3	GPIO[21;22;23;24]	CODEC(DSP)	DBMD4	DSPG
SPI4	GPIO[4;5;6;7]			



Schematic design notice of "10_BB_POWER_PDN" page.

- Note 10-1:** Differential pair of DVDD_GPU remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)
- Note 10-2:** Differential pair of DVDD_PROC remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)
- Note 10-3:** Differential pair of DVDD_MODEM remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)
- Note 10-4:** Differential pair of DVDD_CORE remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)

Title	01_BB_POWER_PDN	REV: V10
DOCUMENT NO.:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
		
Date:	Friday, June 14, 2019	Sheet 3 of 65



Schematic design notice of "12_BB_1" page.

Note 12-1: "PWRAP_SPI0_CSN" and "AUD_DAT_MOSI0" are bootstrap pins to select which interface will be the JTAG pin out.

PWRAP_SPI0_CSN	AUD_DAT_MOSI0	AP_JTAG	IO_JTAG
HI	LO	N/A	N/A
HI	HI	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	N/A
LO	LO	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	DPI_11/DPI_HSYNC/DPI_VSYNC/DPI_DE/ DPI_CK/DPI_D8/DPI_D9
LO	HI	MSDC1_CLK/CMD/ DAT0/DAT1/DAT2	N/A

Note 12-2: "AUD_DAT_MISO0" is bootstrap pin to enable serial JTAG output over USB2.0 interface or not.
When "AUD_DAT_MISO0" is pulled to high in system start up and then USB2.0 interface will be switched into serial JTAG mode.

"AUD_DAT_MISO1" is bootstrap pin to select system booting up from eMMC or UFS device.

AUD_DAT_MISO1	Booting device
LO	eMMC
HI	UFS


Note 12-3: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC input to GND.

Note 12-4: The de-coupling cap. for REFP (AJ18 ball) have to be placed as close to BB as possible.

Note 12-5: AUD_SYNC_MISO and AUD_CLK_MISO are DDR type feature in bootstrap

AUD_SYNC_MISO	AUD_CLK_MISO	DDR
LO	LO	LPDDR4X
LO	HI	LPDDR4X(Ext x 2 EN)
HI	LO	LPDDR3
HI	HI	LPDDR4X(Ext x 1 EN)


Title	03_BB_1_RF&SIM_IF	REV: V10
DOCUMENT NO.:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
Date:	Friday, June 14, 2019	Sheet 5 of 65



Schematic design notice of "13_BB_2" page.

Note 13-1: CSI ports which are no use could be connected to GND or set in NC.
For detail information, please refer to MT6771 Design Notice

ANIBAL GARCIA-VENEZUELA
MT6771-SBS




Schematic design notice of "14_BB_3" page.

Note 14-1: The resistor of EMI_EXTR for DRAM has to be placed near to BB as close as possible
R501, please select 60.4 ohm 1% resistor


Title	10_BB_POWER_PDN	REV: V10
DOCUMENT NO.:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
Date:	Friday, June 14, 2019	Sheet 7 of 65

ANIBAL GARCIA VENEZUELA



IREPAIR

Title		06_BB_AUXADC_Thermal	REV: V10
DOCUMENT NO.:		Design Name	Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI
Date:		Friday, June 14, 2019	Sheet 8 of 65



Schematic design notice of "20_POWER_MT6358-Buck" page.

Note 20-1: Please select C707 with 0402 size

File 07_POWER_MT6358-Buck		REV: V10
DOCUMENT NO:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
		
Date:	Friday, June 14, 2019	Sheet 9 of 65

U701C

MT6358

Control I/F

D4 RESETB

F12 WDTRSTB_IN

PMIC SPI

F13 SPI_CSN

F11 SPI_CLK

G11 SPI_MOSI

G10 SPI_MISO

PMIC CFG

M13 UVLO_VTH

A1

A16

R1

R16

Control I/F

PWRKEY

HOMEKEY

SD_CARD_DET_N

TEST

FSOURCE

PMU_TESTMODE

EXT PMIC EN

EXT_PMIC_EN1

EXT_PMIC_EN2

D2 PWRKEY

G13 short to GND if disable HOMEKEY

J13 SD_CARD_DET_N_PMU

L6

E8

D3

E5

D901 2

1 LRB521CS-30T5G


PWRKEY_SW [15,32]

SD_CARD_DET_N_PMU [31]


SD Detect pin for VMCH power off

Note: 22-1

U / MT6358W / A_1



Title		09_POWER_MT6358-Genera		REV: V10
DOCUMENT NO.:		Design Name		Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI	
Date:	Friday, June 14, 2019		Sheet	11 of 65



Schematic design notice of "23_POWER_MT6358-Audio"


Note 23-1: VDRAM 2 / VDRAM1 output voltage vs. trap pin.

HW GPIO configuration		Trapping Option		DRAM type	VDRAM2 Power source (VS2_LDO1_ball)
AUD_SYNC_MISO	AUD_CLK_MISO	VDRAM1	VDRAM2		
0	0	1.125V	0.6V	LP4X	VDRAM1
0	1	OFF	1.8V	LP4X (Ext x 2 EN)	VS1
1	0	1.225V	OFF	LP3	VDRAM1
1	1	1.125V	1.8V	LP4X (Ext x 1 EN)	VS1

Title	10_POWER_MT6358-Audio		REV: V10
DOCUMENT NO.:	Design Name		Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER:	LIUFENGLEI
Date:	Friday, June 14, 2019	Sheet	12 of 65

Route AVDD18_AUXADC/AUXADC_VIN with 3mil trace width and with well GND shielding.
AVDD18_AUXADC/AUXADC_VIN need to be shielded with GND or AVSS18_AUXADC.

Please connect DCX0 GND to main GND by independent L1-2 GND via.
DON'T connect it through L1 GND




Title		11_POWER_MT6358_Clock	REV: V10
DOCUMENT NO.:		Design Name	Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIJUFENGLEI
WINGTECH			
Date:		Friday, June 14, 2019	Sheet 13 of 65

ANIBAL GARCIA VENEZUELA

*i*REPAIR

Title		12_POWER_MT6370-General	REV: V10	
DOCUMENT NO.: Design Name			Size C	
DEPARTMENT: WINGTECH-SH		DESIGNER: LIUFENGLEI		
				
Date: Friday, June 14, 2019		Sheet 14 of 65		

ANIBAL GARCIA VENEZUELA



IREPAIR

Title 13_POWER_MT6370-Charger + PP		REV: V10
DOCUMENT NO.: Design Name		Size C
DEPARTMENT: WINGTECH-SH	DESIGNER: LIUFENGLEI	
WINGTECH		
Date: Friday, June 14, 2019	Sheet	15 of 65

ANIBAL GARCIA VENEZUELA

iREPAIR


Schematic design notice of "27_POWER_SubPMIC-HV powers" page.

Note 27-1: It is recommended to reserve 0-ohm and cap. for BOM fine tune to minimize RF de-sense.

Note 27-2: It is recommended to reserve 0-ohm for BOM fine tune to minimize RF de-sense.

Title 14_POWER_MT6370-HV powers		REV: V10
DOCUMENT NO.: Design Name		Size C
DEPARTMENT: WINGTECH-SH		DESIGNER: LJUFENGLEI
		
Date: Friday, June 14, 2019	Sheet	16 of 65

LDO for EMI_VDD1 of LPDDR4 VDD1




ANIBAL GARCIA VENEZUELA

iREPAIR

Title		16_BB_POWER_PDN	REV: V10
DOCUMENT NO.:		Design Name	Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI
			
Date:		Friday, June 14, 2019	Sheet 18 of 65

ANIBAL GARCIA VENEZUELA



Schematic design notice of "44_Memory_eMMC_LPDDR4X"

Note 44-1: Please refer to power supply related page select VDRAM 2 / VDRAM1 output voltage properly for LPDDR4X


Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ.

Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of eMMC.

Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC (>10uF, at PMIC page); please also refer to MMD and layout guide for placement.

File:	17_Memory_LPDDR4_POWER	REV:	V10
DOCUMENT NO.:	Design Name	Size:	D
DEPARTMENT:	WINGTECH-SH	DESIGNER:	LAUFENGLE
Date:	Friday, June 14, 2019	Sheet:	15 of 65

ANIBAL GARCIA VENEZUELA



Schematic design notice of "44_Memory_eMMC_LPDDR4X"

Note 44-1: Please refer to power supply related page select VDRAM 2 / VDRAM1 output voltage properly for LPDDR4X


Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ.

Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of eMMC.


Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC >10uF, at PMIC page;
please also refer to MMD and layout guide for placement.

ANIBAL GARCIA VENEZUELA


Receiver



HAPTIC DRIVER




HAC



AUDIO PA

SMART PA/CIRRUSLOGIC/CS35L41/12C Address Write 0x80 Read 0x81 AD1=0 AD0=0




SPK/Receiver/Vibrator


File:	37_SPKReceiverVibrator	REV:	V08
DOCUMENT NO.:	Design Name	Rev:	D
DEPARTMENT:	WINGTECH-SH	DESIGNER:	LIFENGLEI
Date:	Friday, June 14, 2019	Sheet:	23 of 25

ANIBAL GARCIA VENEZUELA

MAIN MIC



TOP MIC



Title	38_MIC	REV: V08
DOCUMENT NO.:	Design Name	Shw D
DEPARTMENT:	WINGTECH-SH	DESIGNER: LURENGLEI
Date:	Friday, June 14, 2025	Sheet 24 of 25

[illegible]

	Ear Jack @ Main board	Ear Jack @ Sub board
C3901	0ohm	100nF






Note 62-1: Part # of BEAD6202, BEAD6203, BEAD6204 and BEAD6205 needs changed to "BLM18BD102SN1" for high THD performance (-90dB) but this BOM change will results in FM RSSI 10dB degraded .

Note 62-3:


	Earphone Jack @ Main board	Earphone Jack @ Sub board
R6513	0 ohm	100nF

Note 62-4: Please Select ACC Mode for Operator Project to Pass Electrical MOS Test:

ANIBAL GARCIA VENEZUELA





Title		40_LCD/CTP IF	REV: V10
DOCUMENT NO.:		Design Name	Size D
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI
			
Date:		Friday, June 14, 2019	Sheet 26 of 65



The schematic diagram illustrates the ARCIA VENEZUELA system, showing the interconnection between a Raspberry Pi 4 (top) and a Raspberry Pi 3B+ (bottom). The connections are as follows:

- GPIO Connections:**
 - Raspberry Pi 4 GPIO 27 (labeled [R.27] SC14) is connected to Raspberry Pi 3B+ GPIO 27 (labeled [R.27] SC4).
 - Raspberry Pi 4 GPIO 28 (labeled [R.27] SC4) is connected to Raspberry Pi 3B+ GPIO 28 (labeled [R.27] SC4).
 - Raspberry Pi 4 CAM_CLKIO (labeled [R.27] CAM_CLKIO) is connected to Raspberry Pi 3B+ CAM_CLKIO (labeled [R.27] CAM_CLKIO).
 - Raspberry Pi 4 CAM_NCLEAD (labeled [R.27] CAM_NCLEAD) is connected to Raspberry Pi 3B+ CAM_NCLEAD (labeled [R.27] CAM_NCLEAD).
- Power and Ground Connections:**
 - Raspberry Pi 4 5V is connected to Raspberry Pi 3B+ 5V.
 - Raspberry Pi 4 GND is connected to Raspberry Pi 3B+ GND.
 - Raspberry Pi 4 3.3V is connected to Raspberry Pi 3B+ 3.3V.
 - Raspberry Pi 4 1.8V is connected to Raspberry Pi 3B+ 1.8V.
 - Raspberry Pi 4 1.2V is connected to Raspberry Pi 3B+ 1.2V.
 - Raspberry Pi 4 0.9V is connected to Raspberry Pi 3B+ 0.9V.
 - Raspberry Pi 4 0.6V is connected to Raspberry Pi 3B+ 0.6V.
 - Raspberry Pi 4 0.3V is connected to Raspberry Pi 3B+ 0.3V.
 - Raspberry Pi 4 0.1V is connected to Raspberry Pi 3B+ 0.1V.
 - Raspberry Pi 4 0.05V is connected to Raspberry Pi 3B+ 0.05V.
 - Raspberry Pi 4 0.02V is connected to Raspberry Pi 3B+ 0.02V.
 - Raspberry Pi 4 0.01V is connected to Raspberry Pi 3B+ 0.01V.
- Other Connections:**
 - Raspberry Pi 4 VCAMIO_P0 (labeled [R.27] VCAMIO_P0) is connected to Raspberry Pi 3B+ VCAMIO_P0 (labeled [R.27] VCAMIO_P0).
 - Raspberry Pi 4 VCAMA_P0 (labeled [R.27] VCAMA_P0) is connected to Raspberry Pi 3B+ VCAMA_P0 (labeled [R.27] VCAMA_P0).
 - Raspberry Pi 4 SCAMIO_P0 (labeled [R.27] SCAMIO_P0) is connected to Raspberry Pi 3B+ SCAMIO_P0 (labeled [R.27] SCAMIO_P0).
 - Raspberry Pi 4 SCAMA_P0 (labeled [R.27] SCAMA_P0) is connected to Raspberry Pi 3B+ SCAMA_P0 (labeled [R.27] SCAMA_P0).

[illegible][illegible][illegible]


[illegible]

LED



[illegible][illegible]

Fingerprint


ANIBAL GARCIA VENEZUELA



Fingerprint





ACCELEROMETER+GYRO



ANIBAL GARCIA VENEZUELA

ALP-Sensor



Proximity Sensor



Ambient Light Sensor

1111	44_Sensor	REV: V00
DOCUMENT NO.:	Design Name	Size D
DEPARTMENT:	WINGTECH-SH	DESIGNER: LUFENGLEI
Date:	Friday, June 14, 2020	Sheet 30 of 65


TF CARD





Note:
HIGH when Tray inserted

SIM&SD Connector

SIM1



SIM2





Power Key / Key Pad

The schematic diagram illustrates the PAM8080 audio amplifier circuit. It features a PAM8080 IC (U1) and a 5V regulator (U2). The circuit includes various passive components such as resistors (R4802, R4803, R4804, R4805, R4806, R4807, R4808, R4809, R4810, R4811, R4812, R4813, R4814, R4815, R4816, R4817, R4818, R4819, R4820, R4821, R4822, R4823, R4824, R4825, R4826, R4827, R4828, R4829, R4830, R4831, R4832, R4833, R4834, R4835, R4836, R4837, R4838, R4839, R4840, R4841, R4842, R4843, R4844, R4845, R4846, R4847, R4848, R4849, R4850, R4851, R4852, R4853, R4854, R4855, R4856, R4857, R4858, R4859, R4860, R4861, R4862, R4863, R4864, R4865, R4866, R4867, R4868, R4869, R4870, R4871, R4872, R4873, R4874, R4875, R4876, R4877, R4878, R4879, R4880, R4881, R4882, R4883, R4884, R4885, R4886, R4887, R4888, R4889, R4890, R4891, R4892, R4893, R4894, R4895, R4896, R4897, R4898, R4899, R4900, R4901, R4902, R4903, R4904, R4905, R4906, R4907, R4908, R4909, R4910, R4911, R4912, R4913, R4914, R4915, R4916, R4917, R4918, R4919, R4920, R4921, R4922, R4923, R4924, R4925, R4926, R4927, R4928, R4929, R4930, R4931, R4932, R4933, R4934, R4935, R4936, R4937, R4938, R4939, R4940, R4941, R4942, R4943, R4944, R4945, R4946, R4947, R4948, R4949, R4950, R4951, R4952, R4953, R4954, R4955, R4956, R4957, R4958, R4959, R4960, R4961, R4962, R4963, R4964, R4965, R4966, R4967, R4968, R4969, R4970, R4971, R4972, R4973, R4974, R4975, R4976, R4977, R4978, R4979, R4980, R4981, R4982, R4983, R4984, R4985, R4986, R4987, R4988, R4989, R4990, R4991, R4992, R4993, R4994, R4995, R4996, R4997, R4998, R4999, R5000, R5001, R5002, R5003, R5004, R5005, R5006, R5007, R5008, R5009, R5010, R5011, R5012, R5013, R5014, R5015, R5016, R5017, R5018, R5019, R5020, R5021, R5022, R5023, R5024, R5025, R5026, R5027, R5028, R5029, R5030, R5031, R5032, R5033, R5034, R5035, R5036, R5037, R5038, R5039, R5040, R5041, R5042, R5043, R5044, R5045, R5046, R5047, R5048, R5049, R5050, R5051, R5052, R5053, R5054, R5055, R5056, R5057, R5058, R5059, R5060, R5061, R5062, R5063, R5064, R5065, R5066, R5067, R5068, R5069, R5070, R5071, R5072, R5073, R5074, R5075, R5076, R5077, R5078, R5079, R5080, R5081, R5082, R5083, R5084, R5085, R5086, R5087, R5088, R5089, R5090, R5091, R5092, R5093, R5094, R5095, R5096, R5097, R5098, R5099, R5100, R5101, R5102, R5103, R5104, R5105, R5106, R5107, R5108, R5109, R5110, R5111, R5112, R5113, R5114, R5115, R5116, R5117, R5118, R5119, R5120, R5121, R5122, R5123, R5124, R5125, R5126, R5127, R5128, R5129, R5130, R5131, R5132, R5133, R5134, R5135, R5136, R5137, R5138, R5139, R5140, R5141, R5142, R5143, R5144, R5145, R5146, R5147, R5148, R5149, R5150, R5151, R5152, R5153, R5154, R5155, R5156, R5157, R5158, R5159, R5160, R5161, R5162, R5163, R5164, R5165, R5166, R5167, R5168, R5169, R5170, R5171, R5172, R5173, R5174, R5175, R5176, R5177, R5178, R5179, R5180, R5181, R5182, R5183, R5184, R5185, R5186, R5187, R5188, R5189, R5190, R5191, R5192, R5193, R5194, R5195, R5196, R5197, R5198, R5199, R5200, R5201, R5202, R5203, R5204, R5205, R5206, R5207, R5208, R5209, R5210, R5211, R5212, R5213, R5214, R5215, R5216, R5217, R5218, R5219, R5220, R5221, R5222, R5223, R5224, R5225, R5226, R5227, R5228, R5229, R5230, R5231, R5232, R5233, R5234, R5235, R5236, R5237, R5238, R5239, R5240, R5241, R5242, R5243, R5244, R5245, R5246, R5247, R5248, R5249, R5250, R5251, R5252, R5253, R5254, R5255, R5256, R5257, R5258, R5259, R5260, R5261, R5262, R5263, R5264, R5265, R5266, R5267, R5268, R5269, R5270, R5271, R5272, R5273, R5274, R5275, R5276, R5277, R5278, R5279, R5280, R5281, R5282, R5283, R5284, R5285, R5

Title 46_Sidekey		REV: V10
DOCUMENT NO.: Design Name		Size D
DEPARTMENT: WINGTECH-SH	DESIGNER: LUFENGLEI	
WINGTECH		
Date: Friday, June 14, 2012	Sheet 32 of 65	

OVP
ANIBAL GARCIA VENEZUELA



ANIBAL GARCIA VENEZUELA

iREPAIR

[illegible][illegible]

PRO2	1.7E Read2	ONE1	ONE2ND
PRO3	1.7E Read3A	ONE2	1.7E Read3/ONE2A Read3
PRO4	1.7E Read3/ONE2A Read3/GAFF01	ONE3	ONE3ND
PRO5	1.7E Read3/ONE2A Read3/GAFF01	ONE4	1.7E Read3E
ONE1	ONE1ND	ONE5	ONE5ND
PRO6	ONE1/ONE3/ONE5	ONE6	1.7E Read3/ONE6A Read3
PRO7	ONE1ND	ONE7	1.7E Read3E
ONE3	ONE3ND	ONE8	ONE8ND
PRO9	1.7E Read3	ONE9	1.7E Read3
PRO10	1.7E Read3/ONE1 Read3/1.7E Read3	ONE10	1.7E Read3/ONE1 Read3
PRO11	1.7E Read3/ONE1 Read3/1.7E Read3	ONE11	1.7E Read3/1.7E Read3
PRO12	1.7E Read3/ONE1 Read3	ONE12	1.7E Read3/1.7E Read3/1.7E Read3/ONE1 Read3/ONE1 Read3
PRO13	1.7E Read3	ONE13	1.7E Read3E
PRO14	1.7E Read3/ONE1 Read3	ONE14	ONE14ND

Note1: 4.7uF close to RFIC and check connection with pmic

Note2: 6dB Attenuator and check connection with coupler

5

4

3

2

1

ANIBAL GARCIA VENEZUELA

*i*REPAIR

Title		Reserved	REV: V10
DOCUMENT NO:		Design Name	Size: A1
DEPARTMENT:		WINGTECH-SH	DESIGNER: LAURENCE
Date:		Friday, June 14, 2020	Sheet 38 of 65

ANIBAL GARCIA VENEZUELA


iREPAIR

Title		Reserved	REV: V10
DOCUMENT NO.:		Design Name	Size: A1
DEPARTMENT:		WINGTECH-04	DESIGNER: LAURENCE
Date:		Friday, June 14, 2020	Sheet 39 of 65




ANIBAL GARCIA VENEZUELA


ASM_LMB



ASM_HB



ASM_CPL_SPDT







Note1: MXD8641 V1 CAN GROUND CONFORMED WITH FAE
Note2: MUST BE IND FOR RF SWITCH DETECT

ANIBAL GARCIA VENEZUELA

iREPAIR

ANIBAL GARCIA VENEZUELA







Note: COMPATIBLE DESIGN FOR LFP AND SHARE PAD IN PCB

Title	Page Name = 64_TRX_1B	REV: V1.0
DOCUMENT NO:	Design Name = B0670_1_11_20200314	REV: D
DEPARTMENT:	DEPARTMENT = WINTECH	DESIGNER = LAUFENGLES
Date:	Page Modify Date = Friday, June 14, 2020	Sheet 43 of 65

ANIBAL GARCIA VENEZUELA

iREPAIR

ANIBAL GARCIA VENEZUELA



Power Net Connection

V28 to FEM


VBAT to TXM

ANIBAL GARCIA VENEZUELA


iREPAIR

ANIBAL GARCIA VENEZUELA

ANT_DIV_FEED




ANT_DIV_TUNER



- Note1: MUST BE CAP FOR SAR DETECT DESIGN
- Note2: MUST BE IND FOR SAR DETECT DESIGN
- Note3: OR RES IS RESERVED FOR SAR SENSOR DESENSE, PLACE CLOSE TO ANTENNA
- Note4: show pad in PCB

ANIBAL GARCIA VENEZUELA



iRCPAIR

ANIBAL GARCIA VENEZUELA


iREPAIR

Title		Reserved	REV: V10
DOCUMENT NO:		Design Name	Size: A1
DEPARTMENT:		WINGTECH-04	DESIGNER: LAURENCE
Date:		Friday, June 14, 2020	Sheet 00 of 00




ANIBAL GARCIA VENEZUELA

B1/4/66 DRX




B3 DRX

B2 DRX





B5 DRX

B8 DRX



B28 DRX



B20 DRX



Note: COMPATIBLE DESIGN AND SHAPE PAD IN PCB

File	Page Name = 72_DRX_LMB	REV: V10
DOCUMENT NO:	Design Name = 98070_1_11_20190614	Rev: D
DEPARTMENT:	DEPARTMENT = WINOTEC	DESIGNER: DESIGNER - LAMPOLIS
Date:	Page Modify Date = Friday, June 14, 2019	Sheet 51 of 65

ANIBAL GARCIA VENEZUELA



B40 DRX

Note: COMPATIBLE DESIGN AND SHAPE PAD IN PCB

Title	Page Name = 73_DRX_HB	REV: V10
DOCUMENT NO:	Design Name = 88576_3_11_201906141019	ID
DEPARTMENT:	DEPARTMENT = WINGTECH-SI	DESIGNER: DESIGNER = LAUFVIGLES
Date:	Page Modify Date = Friday, June 14, 2019	Sheet 52 of 65

ANIBAL GARCIA VENEZUELA

iREPAIR

5

4

3

2

1

ANIBAL GARCIA VENEZUELA

*i*REPAIR

Title		Reserved	REV: V10
DOCUMENT NO:		Design Name	Size: A1
DEPARTMENT:		WINGTECH-SH	DESIGNER: LAURENCE
Date:		Friday, June 14, 2020	Sheet 04 of 05



ANIBAL GARCIA VENEZUELA

iREPAIR

Title		Reserved	REV: V10
DOCUMENT NO:		Design Name	Size: A1
DEPARTMENT:		WINGTECH-04	DESIGNER: LAURENCE
Date:		Friday, June 14, 2020	Sheet 05 of 05



ANIBAL GARCIA VENEZUELA




Note1: If WFI_SG were not used, VCN33 could be chosen from PMSC output (VCN33_PMLU).

Note2: If WFI_SG not supported, connect pin 34(WF_RF_SG) to GND.

Note3: Pin 36 (AVDD33_FMI) must be connected to VCN33 even if FM not supported.

Note4: 0003 package use 802107100028.

File:	Page Name = 77_WCN_MT6631N_V10
DOCUMENT NO.:	Design Name = 88870_1_11_20190614
DEPARTMENT:	DEPARTMENT = WINGTECH
DESIGNER:	DESIGNER = LUPINGLOU
Date:	Page Modify Date = Friday, June 14, 2019
Sheet	58 of 65



iRCPAIR

Note: COMPATIBLE DESIGN FOR WRC RF SWITCH, USE OR AFTER MP

File#	Reserved	REV: V1.0
DOCUMENT NO:	Design Name	Size: D
DEPARTMENT:	WINGTECH-SH	DESIGNER: LAURENCE
Date:	Fri May 14, 2021	Sheet 57 of 65

ANIBAL GARCIA VENEZUELA

iREPAIR

Title		Reserved	REV: V10
DOCUMENT NO:		Design Name	Size: A1
DEPARTMENT:		WINGTECH-SH	DESIGNER: LAURENCE
Date:		Friday, June 14, 2020	Sheet 09 of 05



5

4

3

2

1

ANIBAL GARCIA VENEZUELA

iREPAIR

Title		Reserved	REV: V1.0
DOCUMENT NO:		Design Name	Doc: A1
DEPARTMENT:		WINGTECH-01	DESIGNER: LAURENCE
Date:		Friday, June 14, 2020	Sheet 00 of 00

ANIBAL GARCIA VENEZUELA



Title		10_BB_POWER_PDN	REV: V1.0
DOCUMENT NO.: Design Name		Rev: 0	
DEPARTMENT: WINOTECH-S2		DESIGNER: LAUFENGLES	
Date: Friday, June 14, 2019		Sheet 01 of 05	

If SYS_CLK is used, the SYS_CLK_REQ signal needs to be connected to the host GPIO pin that configures as SRCLKENAI mode and this pin must be default low

NOTE6: CR218/CR219 place close to XIN/XOUT Balls (less than 5mm)

ANIBAL GARCIA VENEZUELA

iREPAIR

Title		Reserved	REV: V1.0
DOCUMENT NO.:		Design Name	Rev: A1
DEPARTMENT:		WINGTECH-01	DESIGNER: LAURENCE
Date:		Friday, June 14, 2020	Sheet 02 of 05



ANIBAL GARCIA VENEZUELA

iREPAIR

Title: Reserved		REV: V00
DOCUMENT NO.: Design Name		Size: A1
DEPARTMENT: HW/TECH-SH	DESIGNER: LAFINGOLET	
Date: Friday, June 14, 2019		Sheet 04 of 05

ANIBAL GARCIA VENEZUELA

*i*REPAIR

Title		Reserved	REV: V10
DOCUMENT NO:		Design Name	Size: A1
DEPARTMENT:		WINGTECH-04	DESIGNER: LAURENCE
Date:		Friday, June 14, 2020	Sheet 05 of 05

